| FIGURE 6 |
 |
| A dedicated register/counter/timer block complements general-purpose programmable logic and dedicated memory on Lattice's embedded PLDs. Three versions are available, each optimized for FIFO memory or dual- or single-port RAM. |
back |
| FIGURE 6 |
|
| A dedicated register/counter/timer block complements general-purpose programmable logic and dedicated memory on Lattice's embedded PLDs. Three versions are available, each optimized for FIFO memory or dual- or single-port RAM. |
back |