FIGURE 8
Clock-gating logic becomes necessary if the TCK signal clocks the system logic during test mode.
back
